A note on digital filter implementation using hybrid RNS-binary arithmetic
نویسنده
چکیده
Binary logic implementation of residue arithmetic using longer intermediate pseudo-residues has been shown to offer advantages over standard binary and lookup-table RNS realizations. In this note, we show that a small modification to one such proposed scheme leads to even greater advantages.
منابع مشابه
Using both Binary and Residue Representations for Achieving Fast Converters in RNS
In this paper, a new method is introduced for improving the efficiency of the Residue Number System, which uses both binary and residue representations in order to represent a number. A residue number system uses the remainder of the division in several different modules. Conversion of a number to smaller ones and carrying out parallel calculations on these numbers greatly increase the speed of...
متن کاملImplementation of RNS-Based Distributed Arithmetic Discrete Wavelet Transform Architectures Using Field-Programmable Logic
Currently there are design barriers inhibiting the implementation of high-precision digital signal processing (DSP) objects with field programmable logic (FPL) devices. This paper explores overcoming these barriers by fusing together the popular distributed arithmetic (DA) method with the residue number system (RNS) for use in FPL-centric designs. The new design paradigm is studied in the conte...
متن کاملUsing both Binary and Residue Representations for Achieving Fast Converters in RNS
In this paper, a new method is introduced for improving the efficiency of the Residue Number System, which uses both binary and residue representations in order to represent a number. A residue number system uses the remainder of the division in several different modules. Conversion of a number to smaller ones and carrying out parallel calculations on these numbers greatly increase the speed of...
متن کاملHigh Speed RNS-To-Binary Converter Design Using Parallel Prefix Adders
In this paper, the implementation of residue number system reverse converters based on hybrid parallelprefix adders is analyzed. The parallel prefix adder provides high speed and reduced delay arithmetic operations but it is not widely used since it suffers from high power consumption. Hence, a hybrid parallel prefix adder component is presented to perform fast modulo addition in Residue Number...
متن کاملA Proposed Architecture for Residue Number System based 1D 5/3 Discrete Wavelet Transform using Filter Bank and Lifting Scheme
This paper presents a novel architecture for a Residue Number System (RNS) based 1D 5/3 Discrete Wavelet Transform (DWT) implementation by using a combination of Filter Bank (FB) and Lifting Scheme (LS). It is designed to modify the architecture of existing binary lifting scheme based 5/3 DWT and RNS based Filter Bank (FB) 5/3 DWT. In this proposed architecture, non-binary RNS arithmetic operat...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
- Signal Processing
دوره 51 شماره
صفحات -
تاریخ انتشار 1996